MASTER-SLAVE D FLIP FLOPIn SR flip-flop when the conditions SET and RESET both are 1 that condition is known as a forbidden condition. This tries to change the both Q and Q’ to be 1 and whichever will turn 1 first will further control the latch which is certainly we don’t want. This can beContinueContinue reading “Master Slave D Flip Flop Verilog Code”
Tag Archives: Master D Flip Flop
Verilog Code for D Flip Flop
D FLIP FLOPD flip flop stands for Delay Flip Flop. It acts as a buffer which delays the output by a clock cycle or as per desired. It’s a bistable multivibrator. D Flip Flop stores a single bit of data at a time. It has two inputs. The first is the D. The second is theContinueContinue reading “Verilog Code for D Flip Flop”
Shashi's Blog!! 